

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/773,874	01/31/2001	Youngsik Kim	9898-172	7968	
20575 7	590 09/29/2004		EXAMINER		
	HNSON & MCCOLL	MASON, DONNA K			
1030 SW MOF PORTLAND,	RRISON STREET OR 97205		ART UNIT	PAPER NUMBER	
,			2111		
			DATE MAILED: 09/29/2004	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

				——— <i>-</i>			
	Aj	oplication No.	Applicant(s)	! /			
		9/773,874	KIM ET AL.				
Office Action Summ	ary E	caminer	Art Unit				
		onna K. Mason	2111				
The MAILING DATE of this of Period for Reply	communication appear	s on the cover sheet w	ith the correspondence addres	:S			
A SHORTENED STATUTORY PE THE MAILING DATE OF THIS CO - Extensions of time may be available under the after SIX (6) MONTHS from the mailing date of - If the period for reply specified above is less the - If NO period for reply is specified above, the mailing to reply within the set or extended perion - Failure to reply within the set or extended perion - Any reply received by the Office later than three earned patent term adjustment. See 37 CFR	OMMUNICATION. provisions of 37 CFR 1.136(a) f this communication. nan thirty (30) days, a reply with aximum statutory period will ap od for reply will, by statute, cause months after the mailing date	. In no event, however, may a in the statutory minimum of thire only and will expire SIX (6) MON see the application to become Ai	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this commu BANDONED (35 U.S.C. § 133).	nication.			
Status							
1) Responsive to communication	on(s) filed on 17 Augu	st 2004.					
2a)☐ This action is FINAL .	· · ·						
•—	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ⊠ Claim(s) <u>1-35</u> is/are pending 4a) Of the above claim(s)	is/are withdrawn for the second s						
Application Papers							
9)☐ The specification is objected 10)☒ The drawing(s) filed on <u>09 Form</u> Applicant may not request that Replacement drawing sheet(s) 11)☐ The oath or declaration is objected	ebruary 2004 is/are: a any objection to the drawincluding the correction	wing(s) be held in abeya is required if the drawing	nce. See 37 CFR 1.85(a). i(s) is objected to. See 37 CFR 1				
Priority under 35 U.S.C. § 119							
3. Copies of the certified	one of: priority documents has priority documents has copies of the priority nternational Bureau (P	eve been received. eve been received in A documents have beer PCT Rule 17.2(a)).	Application No I received in this National Stag	ge			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing 3) Information Disclosure Statement(s) (PT		Paper No(Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152	2)			
Paper No(s)/Mail Date	,	6) 🗌 Other:	·				

Art Unit: 2111

DETAILED ACTION

Response to Amendment

1. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

Response to Arguments

- 2. Applicant's arguments, see pages 13-14, filed August 17, 2004, with respect to claims 1-3, 18-20, 23-27, and 31-33 have been fully considered and are persuasive. The rejection of claims 1-3, 18-20, 23-27, and 31-33 under 35 U.S.C. 103(a) has been withdrawn.
- 3. Applicant's arguments with respect to claims 5-8 have been considered but are moot in view of the new ground(s) of rejection.

In response to Applicant's argument that U.S. Patent No. 6,601,126 to Zaidi, et al. ("Zaidi") does not disclose that the direct memory access block is coupled *directly* with the system bus (emphasis added), as recited in claim 5, Zaidi discloses a direct memory access block (Fig. 1, items 134 and 138) directly coupled to the system bus 130 via a channel (Fig. 1, items 132 and 136). A channel, as disclosed in Zaidi, is merely an interface mechanism for coupling the direct memory access (DMA) block to the system bus (column 5, lines 53-56). DMAs, including the DMA, as claimed, include a channel to connect the DMA to the bus (see, e.g., DMA, Webopedia). Therefore, the DMA of Zaidi is coupled *directly* with the system bus as claimed.

Art Unit: 2111

4. Applicant's arguments, see page 12, filed August 17, 2004, with respect to the rejection of claim 21 under 35 U.S.C. 102(b) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground of rejection is made in view of U.S. Patent No. 6,738,845 to Hadwiger, et al. ("Hadwiger").

Information Disclosure Statement

5. In the Remarks filed August 17, 2004, Applicant states that a supplemental Information Disclosure Statement Form (FORM PTO-1449) was included listing the European Patent Application No. 0479702A2, which was previously submitted by Applicant. However, the supplemental form was not included. Therefore, there is a lack of compliance with 37 CFR 1.98(a)(1), which requires a list of all patents, publications, or other information submitted for consideration by the Office. The reference has been placed in the application file, but the information referred to therein has not been considered.

Claim Rejections - 35 USC § 112

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2111

- 7. Claims 1-4 and 28-30 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 8. Claim 1 recites the limitation "the dual first block" in line 9. There is insufficient antecedent basis for this limitation in the claim.
- 9. Claims 2-4 inherit the deficiencies of independent claim 1.
- 10. Claim 28 recites the limitation "the on-chip blocks" in lines 2-3. There is insufficient antecedent basis for this limitation in the claim.
- 11. Claims 29 and 30 inherit the deficiencies of independent claim 28.
- 12. Claim 28 is rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential elements, such omission amounting to a gap between the elements. See MPEP § 2172.01. The omitted elements are: a description of the relationship between the first one of the plurality of requests, as recited in line 5, and the external bus. To provide clarity, it is recommended that Applicant add --for using only the external bus-- after "controller" in line 6.
- 13. Claims 29 and 30 inherit the deficiencies of claim 28.

Claim Rejections - 35 USC § 102

14. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Application/Control Number: 09/773,874 Page 5

Art Unit: 2111

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

15. Claims 21 and 34 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,738,845 to Hadwiger, et al. ("Hadwiger").

With regard to claims 21 and 34, Hadwiger discloses an article including: a storage medium (Fig. 3, item 208), said storage medium having stored thereon instructions, that, when executed by at least one device, result in: granting a request by an on-chip multi-jurisdictional multi-channel general direct memory access (mJmCGDMA) block to control only a system bus in an on-chip system; and then granting a request by the mJmCGDMA block to control only an external bus in an off-chip system (see generally, Fig. 3, items 200, 317, 318, 205, and 207; column 7, lines 9-12; column 7, lines 65-67; and column 8, lines 1-18).

Therefore, Hadwiger reads on the invention as claimed.

Claim Rejections - 35 USC § 103

- 16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2111

17. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,601,126 to Zaidi, et al. ("Zaidi") in view of U.S. Patent No. 5,894,586 to Marks, et al. ("Marks").

With regard to claim 5, Zaidi discloses a device including: a semiconductor chip (Fig. 1, item 102); a system bus on the chip (Fig. 1, item 130); an external bus (Fig. 1, item 104); a path distinct from the system bus and the external bus (Fig. 1, item 124); and a plurality of first blocks on the chip coupled directly with the system bus (Fig. 1, items 124, 1323, 134, 138, 136, 140, 142), where at least one of the first blocks is an external memory controller coupled to the external bus and adapted to control at least one memory device that is external to the chip (Fig. 1, item 140); and another one of the first blocks is a direct memory access block that is coupled with the external memory controller via the path (fig. 1, items 134 and 138).

With regard to claims 6-8, Zaidi further discloses the device where the external memory controller includes: an external bus controller to control the external bus; an address and control multiplexer adapted to receive address and control inputs from both the system bus and the multi-jurisdictional multi-channel general direct memory access block, and adapted to transfer one of the received address and control inputs to the external bus controller; a write data multiplexer adapted to receive data inputs from both the system bus and the multi-jurisdictional multi-channel general direct memory access block and adapted to transfer one of the received data inputs to the external bus controller; and a read data demultiplexer adapted to receive data inputs from the external bus controller, and adapted to transfer the received data inputs to one of the

Art Unit: 2111

system bus and the chip multi-jurisdictional multi-channel general direct memory access block (see generally, column 19, lines 66-67 to column 20, lines 1-3; column 25, lines 36-49; column 4, lines 61-67 to column 5, lines 1-13; column 5, lines 47-65).

Zaidi does not expressly disclose where the direct memory access block is a multi-jurisdictional multi-channel general direct memory access block, as recited in claim 5.

Marks discloses a multi-jurisdictional multi-channel general direct memory access block (Fig. 4, item 20). At the time of the invention, it would have been obvious to a person of ordinary skill in the art to combine the multi-jurisdictional multi-channel general direct memory access block of Marks with the device of Zaidi. The suggestion or motivation for doing so would have been to improve memory access through use of the multiple channel configuration (column 3, lines 15-18).

Therefore, it would have been obvious to combine Marks with Zaidi to obtain the invention as specified in claims 5-8.

Allowable Subject Matter

- 18. Claims 18-20, 23-27, and 31-33 are allowed.
- 19. Claims 9-17, 22, and 35 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 20. Claims 1-4 and 28-30 would be allowable if rewritten or amended to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action.

Art Unit: 2111

21. The following is a statement of reasons for the indication of allowable subject matter: The primary reason for the allowance of claims 18-20, 23-27, and 31-33 and the allowability of claims 1-4, 9-17, 22, 28-30, and 35 is the inclusion of the limitation "a single on-chip multi-jurisdictional arbiter adapted to receive requests for ownership of the system bus and of the external bus, to rank all the received requests according to a programmable priority schedule, to transmit a first grant signal to the dual [one of first blocks] regarding a first ownership of the external bus and to transmit a second grant signal regarding a second ownership of the system bus to another one of the first blocks that is concurrent with the first ownership" as recited in claim 1.

The prior art is not directed to a system including an arbiter that performs in the manner claimed. More specifically, the prior art does not disclose a system providing concurrent ownership of the external and system buses in the manner claimed.

Conclusion

22. A shortened statutory period for reply is set to expire THREE MONTHS from the mailing date of this communication. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this communication.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Donna K. Mason whose telephone number is (571) 272-3629. The examiner can normally be reached on Monday - Friday, 8:30am - 5:00pm.

Art Unit: 2111

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on (571) 272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DKM

MARK H. RINEHART SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100